Abstract-A first fully integrated 5.2-GHz CMOS-based RF power harvester with an on-chip antenna is presented in this paper. The design is optimized for sensors implanted inside the eye to wirelessly monitor the intraocular pressure of glaucoma patients. It includes a five-stage RF rectifier with an on-chip antenna, a dc voltage limiter, two voltage sensors, a low dropout voltage regulator, and MOSCAP based on-chip storage. The chip has been designed and fabricated in a standard 0.18-m CMOS technology. To emulate the eye environment in measurements, a custom test setup is developed that comprises Plexiglass cavities filled with saline solution. Measurements in this setup show that the proposed chip can be charged to 1 V wirelessly from a 5-W transmitter 3 cm away from the harvester chip. The energy that is stored on the 5-nF on-chip MOSCAP when charged to 1 V is 2.5 nJ, which is sufficient to drive an arbitrary 100-W load for 9 s at regulated 0.8 V. Simulated efficiency of the rectifier is 42% at 7 dBm of input power.
power transfer method is RF power harvesting. RF power harvester is an essential module in any RF identification (RFID) system [3] [4] [5] [6] [7] [8] [9] [10] . However, most of the published RF power harvesters for RFID such as [3] [4] [5] [6] [7] [8] were designed at UHF 850-950 MHz and have to be attached with a bulky off-chip antenna or a large external inductive loop, which are not suitable for biomedical implants. The RF power harvester proposed in [9] requires off-chip matching to achieve a highly sensitive performance of 32 dBm at 915 MHz. It utilizes low threshold devices in its 30-stage rectifier that operate in subthreshold region. This results in a very low input impedance that cannot be matched using on-chip components. Large number of stages also increase the leakage and parasitics, which, in turn, degrade the rectifier efficiency and makes its performance worse. This is particularly severe for frequencies in a low gigahertz range, which is the preferred spot for implantable system [11] . On the other hand, very high-frequency RF harvester such as the 45-GHz system presented in [10] is easier to be integrated with an on-chip antenna, but it is not suitable for biomedical implantables due to very high losses of the medium at high gigahertz frequencies.
Several CMOS-based RF power harvesters are compared in Table I for implantable devices in [12] [13] [14] [15] [16] [17] . All of these designs need an off-chip antenna. The design in [12] has an off-chip monopole that is 27 mm long that is potentially harmful to be implanted inside the eye. The design in [13] utilizes on-chip inductive loops that is only good for near-field inductive coupling and requires perfect alignment with the external coil. The implantable neural sensor in [16] has the same issue, where a flip-chip inductive loop is attached to the chip and works at near-field. To the best of authors' knowledge, no CMOS-based RF power harvester has yet to be reported with an on-chip antenna and built-in energy storage.
In this paper, a fully integrated RF energy harvester with an on-chip antenna is presented. It harvests RF energy from an incoming 5.2-GHz signal and stores the energy on the MOSCAP-based on-chip storage. The higher design frequency enables smaller antenna that facilitates monolithic integration. The rectifier needs at least 17 dBm of power at its input to start functioning. It generates 1.3 V from 17 dBm of input power. The energy is stored on the 5-nF on-chip MOSCAP-based storage. When charged at 1.0 V, the storage can have up to 2.5 nJ of energy. This energy is sufficient for 9 s to drive 100 W of load at 0.8 V regulated. Simulated efficiency of the rectifier is 42%, which is among the highest in this frequency range. The system is designed and characterized for a lossy eye environment. On-chip antenna and MOSCAP storage make this design the smallest and the first fully integrated RF power harvester solution suitable for implantable biomedical devices. This paper is organized as follows. Section II describes the system design and test setup, Section III discusses the antenna design. Section IV describes the circuits design. The measurement setup and the experimental results are presented in Section V, and finally, conclusions are drawn in Section VI.
II. SYSTEM DESIGN AND TEST SETUP

A. System Description
The proposed RF power harvester is part of an implantable IOP monitoring system-on-chip (SoC). A simplified block diagram of the entire system is shown in Fig. 1 . The system consists of RF power harvesting and storage, control and power management module, sensors module, and transmitter module. It has separate on-chip transmit and receive antennas. The system is designed at a 5.2-GHz license-free Unlicensed National Information Infrastructure (UNII) band that is widely used for indoor biomedical applications. The frequency is selected to facilitate on-chip antenna integration with usable gain while having appreciable signal penetration inside the eye. The system is designed and fabricated in a standard 0.18-m CMOS process. This paper is focused on the RF power harvester only. The entire system will be published elsewhere. The power-harvesting module includes an on-chip antenna to receive data and RF power, synchronous RF rectifier to convert the incoming RF signal to dc power, impedance-matching circuit between the antenna and rectifiers, dc voltage limiter for over voltage protection, a low dropout (LDO) regulator to generate cleaner analog power rail (VDDA) for circuits sensitive to voltage variations, voltage references for LDO and voltage sensors, and MOSCAPbased on-chip energy storage.
The targeted system specifications are to provide an energy pocket of 1 nJ that can supply 180-W average power to the SoC for one complete communication cycle of 5.5 s after a charging time of 800 s. The system has been designed to be wirelessly powered from an external reader with 4-W effective isotropic radiated power (EIRP) placed at a distance of 10 cm from the eye. This ensures a power density of 70.6 W/m when averaged over 6 min. This value is far less than the 50-W/m limit for occupational use set by the International Commission on Non-Ionizing Radiation Protection (ICNIRP) and Federal Communications Commission (FCC) for human exposure to electromagnetic (EM) waves [18] , [19] . The limit of 50 W/m corresponds to a maximum eye temperature rise of 0.3 C at a 5-6-GHz range [20] . This temperature increase inside the eye using maximum allowed power density is at least ten times lower than the threshold temperature rise 3 C for cataract formation [20] . Since the averaged power density specified for the system is much smaller than the FCC limit, its corresponding temperature rise inside the eye will be negligible. HFSS simulations of a simplified human eye model for 4-W EIRP at 10-cm distance gives the value of instantaneous specific absorption rate (SAR) as 4.5 W/Kg, which complies with the IEEE short-term SAR standard of 30 W/kg for occupational use [21] . 
B. Test Setup to Emulate Eye Environment
A custom setup is designed to mimic the real operation of the sensor inside the human eye, as illustrated in Fig. 2 . The chip is designed to be tested through 5 mm of saline solution and 10 cm of air. This medium emulates the attenuation from aqueous humor in the eye and the distance from the eye to the external reader. The chip is wire bonded to a custom designed printed circuit board (PCB) and coated with 20-m-thick Parylene-C, which is a widely used organic bio accepted organic material. The chip is then immersed in a (1 1 0.5 cm ) Plexiglass cavity, filled with high-permittivity saline solution to emulate the aqueous humor in the human eye [22] , [23] . All the materials utilized for test setup design including PCB (Rogers Duroid RT5880, ), Plexiglass , and Parylene-C have low dielectric constants to have a minimal effect on the high-frequency test environment.
III. ANTENNA DESIGN
Since the chip is for eye implant, due considerations must be taken for the design and subsequent characterization. A biocompatible package is necessary and must be added around the chip for a safe implant. The chip must be placed 5 mm inside the anterior chamber of the eye, as shown in Fig. 2 . Due to the size limitations, integration of the antenna on the chip is quite challenging. However, the high-permittivity aqueous humor inside the eye aids in antenna miniaturization. However, the loss of this medium ( ) seriously affects the antenna efficiency.
According to [24] , with an EIRP of 4 W, a wireless IOPM device should be able to communicate with an external reader placed 10 cm away from the eye. The gain required for the antenna can then be calculated using a Friis equation [25] . The minimum voltage needed at the input of the rectifier to function is 0.4 V, which corresponds to roughly 21 W for the rectifiers in our design. The gain of the antenna must be equal to or larger than 20 dBi.
The antenna is designed to receive 5.2-GHz RF signal from an external source and feed it to the energy harvesting and storage unit. The antenna needs to be matched to the rectifier circuit, which has a complex input impedance of at 5.2 GHz. The design of the antenna must provide an input impedance of that is the conjugate of . In addition, the antenna geometry should leave enough space to design capacitors in the top metal (M6) layer.
A custom monopole is designed in the top metal layer, as shown in Fig. 3 . An inductive feeding is used to provide the required large inductance for matching with a highly capacitive impedance of the rectifier circuit. Furthermore, an inductive load is added at the other end to reduce the antenna size. A parasitic element near the monopole helps increase the gain. The input impedance of the monopole is at 5.2 GHz. Despite considerable inductive antenna impedance, the large capacitive part of the rectifier could not be matched completely. A matching network composed of an on-chip inductor and two capacitors is thus utilized to provide the required conjugate match. Further details about the impedance matching follow in Section IV. Fig. 4 presents the simulated 3-D radiation pattern and gain of the antenna. It can be observed that a maximum gain of 14.3 dBi is obtained along the plane of the substrate. Design and measurements details of the antenna can be found in [26] .
IV. CIRCUITS DESIGN
A. RF To DC Voltage Rectifier
A multistage voltage multiplier is used as an RF to dc voltage converter to provide the complete system with a dc supply voltage (VDD) from an extremely low-level RF power signal that is available from the on-chip antenna. As discussed in Section III, the rectifier should work with input RF power of 21 W ( 16.7 dBm). A circuit schematic of the five-stage voltage multipliers used in the power-harvesting module is shown in Fig. 5 . Differential drive synchronous rectifier topology is selected to have higher efficiency and to minimize the effect of threshold voltage in the CMOS rectifier [8] .
In this work, the voltage multiplier is successfully operating at 5.2 GHz with minimum input received RF power equal to 17 dBm (20 W) to supply 1.3-V dc output voltage as the global VDD rail. Simulation of the RF to dc power conversion efficiency and the dc output voltage of the rectifier versus the input RF power in dBm is shown in Fig. 6 . The designed rectifier achieved RF to dc power conversion efficiency of 28% at 5.2 GHz with the minimum received RF power condition and 42% as the maximum efficiency at 7 dBm of input power. As a typical nonlinear circuit, the input impedance of the rectifier varies with respect to the input RF power, as shown in Fig. 7 . This effect complicates the power matching circuit design and highly affects the overall sensitivity of the RF power-harvesting module. To achieve the highest sensitivity from the rectifier topology, a matching network has been designed to match the input impedance of the on-chip antenna to the input impedance of the rectifier at the minimum input RF power with which the rectifier can generate the minimum accepted dc voltage. An on-chip inductance and RF metal-insulator-metal capacitors (MIMCAPs) are utilized to build the required matching network ( pF, nH), as shown in Fig. 8 .
B. DC Voltage Limiter
For short-range communications, RF power can reach high levels that can generate dc voltage higher than the breakdown of the remaining circuits of the chip. A dc voltage limiter has been designed to clip the generated dc voltage to maximum 1.6 V, as shown in Fig. 9 . This voltage limit acts as an over-voltage protection for the whole circuits supplied from the rectifier output voltage VDD. This dc voltage limiter is working to drain the excess power in case high RF power is received, for example, by a short reading distance.
C. LDO Voltage Regulator
An LDO voltage regulator is designed to supply a clean analog power rail VDDA for the sensitive blocks, such as the transmitter voltage-controlled oscillator (VCO) and the IOP sensor that can be significantly affected by supply voltage variations. The LDO schematic is shown in Fig. 10 . In this work, LDO is operating on the VDD full input range (1-1.6 V) to supply constant output with line regulation of 30 mV/V when it is loaded by 0.5 mA and with load regulation of 15 mV/0.5 mA. A load condition of 0.5 mA is considered for the VCO transmitter and sensor circuits in the LDO design.
Low quiescent currents A and A are internally consumed by LDO at input voltage and 1.6 V, respectively (with load condition mA). The simulated quiescent current and LDO output voltage VDDA are shown in Fig. 11 . To reduce this quiescent current from the standby current, LDO has been designed to be switched off completely during charging mode. This switching is achieved by an enable signal applied to M6, M7, and M8 in Fig. 10 . This enable signal is raised high only when the input VDD is charged to a sufficient level for the LDO to work properly. To generate this signal, a voltage sensor has been designed with a specific hysteresis and will be discussed in Section IV-D. LDO stability analysis resulted in a gain margin dB at MHz and phase margin deg at kHz at input voltage V and load condition mA.
D. Voltage Sensors
In order to enable power management for the complete SoC, voltage sensors are utilized to generate power signals. These signals are raised high when the main power rail VDD is charged to a sufficient level for the system components. The system remains in sleeping (charging) mode until it receives these power good signals. When these signals are received, the system will move to active mode. For stable transitions between these modes, the voltage sensor is required to have hysteresis thresholds, i.e., different high level input voltage and low level input voltage . This is to avoid system instability, which can take place by moving back and forth to charging mode.
Two different voltage sensors have been designed to generate two separate power good signals (VDD GD and VDDA GD). Schematics of the voltage sensors are shown in Fig. 12 . The VDD GD signal is the main power good signal for the whole system and its range is ( V, V, V), while the VDDA GD signal is generated to enable the LDO as discussed in Section IV-C and it has narrower hysteresis ( V, V).
V. EXPERIMENTAL RESULTS
The on-chip RF power-harvesting module is implemented in 0.18-m CMOS with chip size equal to 1.5 3.2 mm . The chip microphotograph is shown in Fig. 13 . Both dc and RF measurements have been performed and are discussed in Sections V-A and V-B.
A. DC Measurements
On-chip dc measurements have been done using a micro probe-station for the LDO and the voltage sensors. The results validate proper operation of these circuits. The regulated output voltage of the LDO (VDDA) versus the unregulated voltage rail (VDD) is shown in Fig. 14 . The voltage sensor control signal (VDDA GD) is also measured versus the unregulated input VDD and it is shown as a dotted line in Fig. 14 . As discussed before in Section IV-D, VDDA GD is used as an enable signal for the LDO to disable it during the charging mode. This saves the LDO quiescent current. VDDA GD is raised high when the VDD is sufficient for the LDO to generate 1 V. As shown 
B. RF Measurements
RF measurement has been done in the proposed bio environment test setup explained before in Section II. The implemented test set up is shown in Fig. 16 where the chip is wire bonded to the Duroid PCB and immersed in a Plexiglass box filled with saline solution. The on-chip antenna is immersed in the saline solution so it cannot be directly accessed with RF probes.
For antenna testing, a PCB balun has been implemented to feed the differential on-chip antenna from an SMA connector as shown in Fig. 16. Simulated and measured for the on-chip antenna is shown in Fig. 17 . For this antenna testing, the on-chip metal wires between the on-chip antenna and harvester circuits have been cut using a focused ion beam (FIB). A microstrip patch antenna (with 5-dBi gain) is used as a transmitting antenna to wirelessly power the whole immersed on-chip module (on-chip antenna and rectifier). The available power at the top of the immersed on-chip antenna can be calculated by (1) (1) where is the transmitted RF signal power, is the transmitting antenna gain dBi, cm, and is the communication distance between the transmitting antenna and the immersed on-chip antenna.
Using variable and fixing the communication distance, the wirelessly harvested dc voltage (VDD) is plotted in Fig. 18  versus . Communication distance is then tested using constant dBm. The immersed on-chip power-harvesting module was able to charge the on-chip storage capacitor ( nF) and build up V and 560 mV at 3-and 10-cm distances, respectively. Different wirelessly charging cases are shown in Fig. 19 for different communication distances of 3, 7, and 10 cm. These measurements demonstrated that the proposed on-chip RF power harvester is able to charge to 1.0 V wirelessly from a transmitter with W (37 dBm) at 3-cm distance (which corresponds to 200-mW available power at the immersed antenna) in 60-s charging time.
A shift in the system performance is observed in the measurement. This shift is due to the complex nature of the system, challenging test setup, and fabrication tolerances that caused the behavior of the RF components to change, including on-chip antennas, matching circuitry, and the baluns. To account for these mismatches and losses, we used a 5-W EIRP at a distance of 3 cm for 65 s to be able to characterize the chip functionality. The average EM exposure value (80 W/m ) is still in compliance with the FCC's EM exposure limit of 50 W/m .
VI. CONCLUSION
A completely monolithically integrated 5.2-GHz CMOSbased RF power harvester has been presented in this paper for implantable IOP monitoring. For the first time, the harvester design is complete with an on-chip antenna that is used to receive both RF power and the data. The design has been optimized for the eye environment to account for signal deterioration at the designed frequency. A custom test setup has been presented imitating real eye environment. The size of the chip is only 1.5 mm 3.0 mm, and when measured in the eye-like environment, it successfully harvested 1 V from an incoming 5.2-GHz 5-W EIRP RF signal from a distance of 3 cm. The power harvester module stores sufficient energy ( 2.5 nJ) on the integrated 5-nF MOSCAPs to power the circuits for reliable IOPM operation. 
